A digital background calibration method correcting nonlinear errors of residue amplifiers in pipelined ADCs is presented. The technique makes use of the proportional scaling feature of linear systems to measure and correct severe nonlinearity errors, and is highly effective once there is a non-zero input to the ADC, regardless of the input distribution. Simulation shows that using the proposed digital calibration, SNDR is improved from 58 dB to 91 dB and SFDR from 68 dB to 104 dB, in a 16 bit prototype pipelined ADC with 1% capacitor mismatches and a residue amplifier having up to 10.3% gain compression in the 1 st pipeline stage. 
Introduction
Pipelined ADCs are popular in applications where high conversion speed (over 100MSPS) and high resolution (12-16 bit) are simultaneously required, such as wideband wireless communications. Traditionally, capacitor mismatch is the main error source limiting the resolution of pipelined ADCs, which can be corrected by various calibration algorithms. However, as device sizes continuously scale down, the amplifier nonlinearities has become more and more prominent, severely degrading the ADC performance, especially at high conversion rates when the conventional high-gain amplifiers are no longer proper due to limited settling speed. Several nonlinearity calibration techniques have been published [1, 2, 3, 4] but few has been widely accepted as a practical solution, due to either the very limited nonlinearity correcting ranges or the effective correction relying on certain input distributions. This paper proposes a novel digital background calibration scheme to correct severe nonlinearity errors of inter-stage residue amplifiers in pipelined ADCs. The proposed calibration algorithm makes use of the proportional scaling feature of linear systems to extract error information of nonlinear gain stages and is able to correct severe nonlinearity with a very short convergence time and little dependence on input distributions. Furthermore, the implementation of the proposed calibration only introduces small analog circuit modifications and little digital computational complexity to the ADC design. This paper is organized as follows. Section 2 models the nonlinear inter-stage gain errors in pipelined ADCs, and briefly reviews the calibration concept. Section 3 describes the proposed nonlinear calibration mechanism in detail, with the simulation results presented in section 4. Section 5 concludes this paper. Fig.1 shows the mathematical model of a pipelined ADC, where the 1st stage with a nonlinear inter-stage residue amplifier, denoted by f(x), is described in detail. To focus on inter-stage gain calibration, the sub D/A converter in stage1 and the subsequent stages are assumed error-free in this section. Generally, the residue amplifier presents an odd function when implemented with fully differential circuits, expressed by its Tyler Expansion: f(x) =a 1 x+a 3 x 3 +a 5 x 5 +a 7 x 7 , where higher order terms are negligible in practice, and offset is assumed to be measured and 
Nonlinearity calibration basics
Note that V DAC1 is equal to D 1 because an ideal sub-DAC in stage1 is assumed. The basic concept of any inter-stage gain calibration technique is to solve proper parameters of g(x) so that the combined function g(f(x)) equals unity, and D in equals V in , in most cases, a 3 rd order polynomial is sufficient to approximate the inverse of f(x) so that the remaining error does not limit the ADC resolution, as shown in Fig.1 . The techniques in [1, 2] both create an additional mode, and measure the difference between them as an indicator of nonlinear errors, however, the differences are measured at fixed input levels so that the calibration efficiency strongly depends on input signal distributions. A variant of the two-mode technique was introduced in [3] , where a covariance computation helped avoid input distribution dependency, at the cost of significantly increased digital circuit complexity. In [4] , the HDC technique inserts several calibration sequences into the MDAC input, extracts the parameters of f(x) at the output of backend stages, and uses b 1 ≈1/a 1 , b 3 ≈-a 3 /a 1 3 to approximate the correction function g(x), but this approximation limits the degree of nonlinear errors it can handle, furthermore, the correlation used to extract a 1 and a 3 leads to a very long convergence time. In all the preceding works, a common idea is to first linearize the combined function g(f(x)), by solving b 3 , then the linear gain estimation of b 1 becomes an easy work given many existing methods [3, 4, 6] , therefore, the way to solve b 3 is the main determinant of the technique's performance and efficiency.
3 The proposed calibration method and circuit implementation The basic idea of the proposed technique is depicted intuitively in Fig. 2 , where the curve representing the function of D res =g(f(V res )) is plotted in solid line. Linearity requires that a function's output is strictly proportional to its input, meaning that when input is halved, the output should also be halved. Therefore, it is appropriate to set the objective of nonlinearity calibration as to solve a certain b 3 so that Eq. (2) is satisfied, as explained geometrically in Fig. 2 :
To explain the circuit implementation of this method, the conventional MDAC operation in a multi-bit pipeline stage is reviewed in Fig. 3 
where W k is the weight of unit capacitor C k in the array. The difference between V in and V DAC forms the quantization residue V res , and is amplified by the residue amplifier (implemented either in closed-loop or open-loop form):
Inspired by the conventional MDAC operation analyzed above, V res /2 can be achieved by evenly splitting each unit capacitor C k of the stage to be calibrated into C 1k and C 2k , k=1~n, as shown in Fig. 4(a) , resulting in two capacitor arrays C 1 <1:n> and C 2 <1:n> instead of one, and using one of them in sampling and amplification while keeping the other grounded. Fig. 4(b) illustrates a new operation pattern wherein C 11~C1n serve the roles as C 1~Cn conventionally do, and C 21~C2n are always grounded. We denote this operation pattern as MODEʹ, the equivalent input as Vʹ in , and the equivalent sub-DAC output as Vʹ DAC , then these Sampling Amplification ...
Conventional MDAC implementation in a multi-bit pipeline stage quantities can be expressed as:
where W 1k is the weight of C 1k . The quantization residue Vʹ res in MODEʹ is:
Similarly, a complementary operation pattern to MODEʹ, denoted by MODEʺ, is available when the rolls C 1k and C 2k are interchanged, and the quantization residue Vʺ res is derived correspondingly:
where W 2k is the weight of C 2k . When evenly capacitor splitting is perfectly achieved, we will have C 1k =C 2k =C k /2, W 1k =W 2k =W k /2, and Vʹ res =Vʺ res =V res /2, thus either MODEʹ or MODEʺ, together with the normal operation in Fig.3 , could be employed to extract the information of nonlinear error e, as suggested in Eq. (2). In practice, the inevitable capacitor mismatches require that both MODEʹ and MODEʺ be used to obtain an approximation of g(f(V res /2)). From Eq. (4), Eq. (6) and Eq. (7), with notice that W k =W 1k +W 2k , it can be derived that Vʹ res +Vʺ res =V res , assuming Vʹ res =V res /2-δ, and ... Vʺ res =V res /2+δ, we have: 
The approximation in Eq. (8) is quite precise since both Vʹ res and Vʺ res are very close to V res /2 given the degree of capacitor matching in modern fabrication processes, and thus δ is small enough for the higher order terms to be ignored, therefore, Eq. (2) can be replaced by a more practical form:
where Dʹ res , Dʺ res , and D res are the corrected digital outputs of the back-end ADC when the stage operates in MODEʹ, MODEʺ, and normal operation, respectively.
In real applications, no deterministic D res levels can be expected or the algorithm will suffer from input signal dependency, therefore, some statistical quantity of D res should be employed instead. Two such quantities are directly available, the average and the boundary, wherein the later is preferable for fast convergence and low computational complexity. As long as the stage input V in falls into one of the sub-ranges defined by neighboring comparator thresholds in the sub-ADC, its distribution in this certain sub-range must have either a highest boundary V in+ | max In notice that the fidelity of statistical boundary estimation is dependent on the size of the sample space, it is natural to combine + and -according to the number of samples collected to estimate them, as formulated below: (10) where N + and N -are the number of positive and negative digitized residues when V in falls in this certain sub-range, and N is the total number of samples collected. Apparently, different could be generated from each sub-range of the pipeline stage, so this proposed technique choose to use the sum of them as a combined indicator of nonlinear error in the inter-stage amplifier. For example, in a 3 bit pipeline stage with its output code (in binary) from 000~111, we define the combined indicator comb as:
where k identifies the sub-range each is generated. comb is then used to update the nonlinearity calibration parameter b 3 by iteration (b 1 is set to unity in the linearization process), where μ is the update step:
Note that no matter how V in is distributed, comb always extracts sufficient information from large number of samples, and the weighted sum prevents the estimation from the influence of any isolated samples; even if V res has only a small magnitude around zero, the slow convergence doesn't cause problem to the overall performance because in this case little harmonic distortion is created by the nonlinear function f(x). It is therefore reasonable to state that this proposed nonlinear error estimation has little dependence on input signal distributions. Once g(f(x)) converges to a linear function: g(f(x))=A•x, the weight of each unit capacitor C 1k and C 2k could be readily measured with a linear gain A (≈a 1 when nonlinearity is weak), by various well developed methods [3, 6] , but it is suggested that this process be done in foreground and the ratio of capacitor units be stored in memory so that the weight of only one capacitor needs to be measured during normal operation to track the gain drift and determine the linear gain calibration parameter b 1 (or 1/A). In this way, two restoration ratios are obtained to recover the digitized residues in MODEʹ and MODEʺ to its original scale: , corresponding to about 10.3% gain compression at full scale (input range: -0.25V ~ 0.25V), as depicted in Fig. 7 , and up to 1% capacitor mismatch is assumed among C 1k and C 2k , as listed in Table. I. Fig. 8 (b) shows the corresponding dynamic performances variations, the ADC reaches about 15bit ENOB after about 4×10 6 conversion steps. Quantization spectra with and without the nonlinearity calibration are compared in Fig. 8 (c) . It has to be stated that Fig. 8 demonstrates only the effect of nonlinearity calibration, which is one of the three consecutive phases in the background calibration cycle, as shown in the right half part of Fig.7 . In order to manifest the effect more clearly, b 3 was intentionally set to 0 before the nonlinearity calibration phase, although in reality its initial value should be the result in the last round, probably much closer to its final convergence. A summary and comparison on the features of different nonlinearity calibration techniques is given in Table. II, the proposed technique surpasses the other works in correction range, with calibration speed and effectiveness among the best. 
Conclusions
A digital background calibration technique for pipelined ADCs is described in this paper. It is shown that by employing the proportional scaling criterion in algorithm and sampling capacitors splitting in circuit implementation, the nonlinear error in inter-stage residue amplifiers can be directly measured and effectively corrected regardless of the input distributions, with a very short convergence time. Simulation results of the 16bit prototype pipelined ADC
